8(%Marvell Reference Design 88F5182 NAS?!marvell,rd-88f5182-nasmarvell,orion5x-88f5182marvell,orion5x,aliases=/soc/internal-regs/gpio@10100socC(!marvell,orion5x-88f5182-mbussimple-bus@N devbus-bootcs!marvell,orion-devbus UlNY`okaygx_֐֐___flash@0 !cfi-flashUdevbus-cs0!marvell,orion-devbus U\NY `disableddevbus-cs1!marvell,orion-devbus U`NY`okaygx_֐֐___flash@0 !cfi-flashUdevbus-cs2!marvell,orion-devbus UdNY `disabledinternal-regs !simple-busNgpio@10100!marvell,orion-gpioU@! (=N Yspi@10600!marvell,orion-spiaU( `disabledi2c@11000!marvell,mv64xxx-i2cU NY`okaylrtc@68|default!dallas,ds1338Uhserial@12000 !ns16550aU NY`okayserial@12100 !ns16550aU!NY `disabledbridge-interrupt-ctrl@20110!marvell,orion-bridge-intc(=UNYinterrupt-controller@20200!marvell,orion-intc(=UYtimer@20300!marvell,orion-timerU ,NYwdt@20300!marvell,orion-wdtU(,NY`okayehci@50000!marvell,orion-ehciUN`okaydma-controller@60900!marvell,orion-xorU  `okayxor00Nxor01Nethernet-controller@72000!marvell,orion-ethU @@`okayethernet-port@0!marvell,orion-eth-portUNmdio-bus@72004!marvell,orion-mdioU N`okayethernet-phyUYsata@80000!marvell,orion-sataUPN`okay|defaultcrypto@90000!marvell,orion-cryptoU regsN# 8`okayehci@a0000!marvell,orion-ehciU N `okaypinctrl@10000!marvell,88f5182-pinctrlUP | defaultpmx-sata0 Qmpp12mpp14^sata0Ypmx-sata1 Qmpp13mpp15^sata1Ypmx-debug_ledQmpp0^gpioY pmx-reset-switchQmpp1^gpioY pmx-rtcQmpp3^gpioYpmx-misc-gpios Qmpp4mpp5^gpioY pmx-pci-gpios Qmpp6mpp7^gpioY core-clocks@10030!marvell,mv88f5182-core-clockUoYmbus-controller@20000!marvell,mbus-controllerU Ysa-sram !mmio-sram U Y memory|memoryUchosen#console=ttyS0,115200n8 earlyprintk /soc/internal-regs/serial@12000gpio-leds !gpio-leds| defaultled@0rd88f5182:cpu heartbeat " #address-cells#size-cellsmodelcompatibleinterrupt-parentgpio0controllerrangesregclocksstatusdevbus,bus-widthdevbus,turn-off-psdevbus,badr-skew-psdevbus,acc-first-psdevbus,acc-next-psdevbus,wr-high-psdevbus,wr-low-psdevbus,ale-wr-psbank-width#gpio-cellsgpio-controllerngpiosinterrupt-controller#interrupt-cellsinterruptsphandlecell-indexclock-frequencypinctrl-0pinctrl-namesreg-shiftmarvell,#interruptsdmacap,memcpydmacap,xordmacap,memsetmarvell,tx-checksum-limitlocal-mac-addressphy-handlenr-portsreg-namesmarvell,crypto-sramsmarvell,crypto-sram-sizemarvell,pinsmarvell,function#clock-cellsdevice_typebootargsstdout-pathlabellinux,default-trigger