8([t!Wandboard i.MX6 Quad Board revD1!wand,imx6q-wandboardfsl,imx6qchosen6,/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000memory8memoryaliases'D/soc/aips-bus@2100000/ethernet@2188000&N/soc/aips-bus@2000000/flexcan@2090000&S/soc/aips-bus@2000000/flexcan@2094000#X/soc/aips-bus@2000000/gpio@209c000#^/soc/aips-bus@2000000/gpio@20a0000#d/soc/aips-bus@2000000/gpio@20a4000#j/soc/aips-bus@2000000/gpio@20a8000#p/soc/aips-bus@2000000/gpio@20ac000#v/soc/aips-bus@2000000/gpio@20b0000#|/soc/aips-bus@2000000/gpio@20b4000"/soc/aips-bus@2100000/i2c@21a0000"/soc/aips-bus@2100000/i2c@21a4000"/soc/aips-bus@2100000/i2c@21a8000/soc/ipu@2400000$/soc/aips-bus@2100000/usdhc@2190000$/soc/aips-bus@2100000/usdhc@2194000$/soc/aips-bus@2100000/usdhc@2198000$/soc/aips-bus@2100000/usdhc@219c0006/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000%/soc/aips-bus@2100000/serial@21e8000%/soc/aips-bus@2100000/serial@21ec000%/soc/aips-bus@2100000/serial@21f0000%/soc/aips-bus@2100000/serial@21f40003/soc/aips-bus@2000000/spba-bus@2000000/spi@20080003/soc/aips-bus@2000000/spba-bus@2000000/spi@200c0003/soc/aips-bus@2000000/spba-bus@2000000/spi@20100003/soc/aips-bus@2000000/spba-bus@2000000/spi@2014000%/soc/aips-bus@2000000/usbphy@20c9000%/soc/aips-bus@2000000/usbphy@20ca000/soc/ipu@28000003/soc/aips-bus@2000000/spba-bus@2000000/spi@2018000clocksckil!fsl,imx-ckilfixed-clock ckih1!fsl,imx-ckih1fixed-clock osc!fsl,imx-oscfixed-clock n6tempmon!fsl,imx6q-tempmon .19EVldb!fsl,imx6q-ldbfsl,imx53-ldb] adisabled@V!"'()*8hdi0_plldi1_plldi0_seldi1_seldi2_seldi3_seldi0di1lvds-channel@0t adisabledport@0tendpointxDport@1tendpointxHport@2tendpointxNport@3tendpointx Rlvds-channel@1t adisabledport@0tendpointx Eport@1tendpointx Iport@2tendpointx Oport@3tendpointx Spmu!arm,cortex-a9-pmu .^soc !simple-busdma-apbh@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbht 0.    gpmi0gpmi1gpmi2gpmi3Vjgpmi-nand@112000!fsl,imx6q-gpmi-nandt @ gpmi-nandbch .bch(V0hgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchrx-tx adisabledhdmi@120000t .s]V{| hiahbisfraokay!fsl,imx6q-hdmiport@0tendpointxBport@1tendpointxFport@2tendpointxLport@3tendpointxPgpu@130000 !vivante,gct@ . VzJhbuscoreshadergpu@134000 !vivante,gct@@ . Vy hbuscoretimer@a00600!arm,cortex-a9-twd-timert  . Vinterrupt-controller@a01000!arm,cortex-a9-gictl2-cache@a02000!arm,pl310-cachet  .\& 2 BSTpcie@1ffc000!fsl,imx6q-pciesnps,dw-pciet@ dbiconfig8pcig0q .xmsi{{zyxVhpciepcie_buspcie_phy adisabledaips-bus@2000000!fsl,aips-bussimple-bustspba-bus@2000000!fsl,spba-bussimple-bustspdif@2004000!fsl,imx35-spdift@@ .4 rxtxPVkv>:hcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spbaaokaydefaultaspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .Vpphipgper rxtx adisabledspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspit@ . Vqqhipgper rxtx adisabledspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .!Vrrhipgper rxtx adisabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspit@@ ."Vsshipgper   rxtx adisabledserial@2020000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtxaokaydefaultesai@2024000!fsl,imx35-esait@@ .3(Vvhcorememextalfsysspba rxtx adisabledssi@2028000!fsl,imx6q-ssifsl,imx51-ssit@ ..V hipgbaud %&rxtxaokay_ssi@202c000!fsl,imx6q-ssifsl,imx51-ssit@ ./V hipgbaud )*rxtx adisabledssi@2030000!fsl,imx6q-ssifsl,imx51-ssit@ .0V hipgbaud -.rxtx adisabledasrc@2034000!fsl,imx53-asrct@@ .2Vkhmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`rxarxbrxctxatxbtxcaokayspba@203c000t@spi@2018000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .#Vtthipgper   rxtx adisabledvpu@2040000!fsl,imx6q-vpucnm,coda960t.  bitjpegVhperahbaipstz@207c000t@pwm@2080000!fsl,imx6q-pwmfsl,imx27-pwmt@ .SV>hipgper adisabledpwm@2084000!fsl,imx6q-pwmfsl,imx27-pwmt@@ .TV>hipgper adisabledpwm@2088000!fsl,imx6q-pwmfsl,imx27-pwmt@ .UV>hipgper adisabledpwm@208c000!fsl,imx6q-pwmfsl,imx27-pwmt@ .VV>hipgper adisabledflexcan@2090000!fsl,imx6q-flexcant @ .nVlmhipgper adisabledflexcan@2094000!fsl,imx6q-flexcant @@ .oVnohipgper adisabledgpt@2098000!fsl,imx6q-gptfsl,imx31-gptt @ .7Vwxhipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpiot @.BC$   t )gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpiot @.DE@$7#,gpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpiot @@.FG0$E$-+gpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpiot @.HI0$~ Wgpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpiot @.JKP$U"5g gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpiot @.LMp$6 Vgpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpiot @@.NO0$   ckpp@20b8000!fsl,imx6q-kppfsl,imx21-kppt @ .RV> adisabledwdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtt @ .PVwdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtt @ .QV adisabledccm@20c4000!fsl,imx6q-ccmt @@.WXanatop@20c8000#!fsl,imx6q-anatopsysconsimple-bust $.16regulator-1p1!fsl,anatop-regulator0vdd1p1?B@WOo 5regulator-3p0!fsl,anatop-regulator0vdd3p0?*W0o ( 3@regulator-2p5!fsl,anatop-regulator0vdd2p5?"UW)0o0 +xregulator-vddcore!fsl,anatop-regulator0vddarm? W o@ p"9  Uregulator-vddpu!fsl,anatop-regulator0vddpu? W P@  p"9  regulator-vddsoc!fsl,anatop-regulator0vddsoc? W o@ p"9  Vusbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  .,Vl$usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  .-Vl(snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdt @snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpw4.snvs-poweroff!syscon-poweroffw8~`` adisabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000t @ .8epit@20d4000t @@ .9src@20d8000!fsl,imx6q-srcfsl,imx51-srct @.[`gpc@20dc000!fsl,imx6q-gpct @.YZV>hipgpgcpower-domain@0tpower-domain@1t0VzJyiomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdt8mux-controller !mmio-mux8 (( ipu1_csi0_mux !video-muxport@0tendpointx7port@1tendpointport@2tendpointx @ipu2_csi1_mux !video-muxport@0tendpointx!:port@1tendpointport@2tendpointx"Kiomuxc@20e0000!fsl,imx6q-iomuxct@default#imx6qdl-wandboardaudmuxgrp`tD0h80l<p@06enetgrp@Xl0\p0`t0dx0h|0t0D0pH0xL0|P0T0lX00< *i2c1grp0@@0i2c2grp0@@1mclkgrp 02spdifgrpT$uart1grp0PT uart3grp` 0 ,?usbotggrp$ pY'usbotgvbusgrp0busdhc1grpH0pYP8Y@(pY<$pYL4pYD,pY-usdhc2grpX@pYT<YThpYL`pYPdpY\DpY.usdhc3grppYYpYpYpYpY/hoggrp`48L#i2c3grp0< @H@5dcic@20e4000t@@ .|dcic@20e8000t@ .}sdma@20ec000!fsl,imx6q-sdmafsl,imx35-sdmat@ .Vhipgahbimx/sdma/sdma-imx6q.binaips-bus@2100000!fsl,aips-bussimple-bustcaam@2100000 !fsl,sec-v4.0t  Vhmemaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ringt .ijr1@2000!fsl,sec-v4.0-job-ringt  .jaipstz@217c000t@usb@2184000!fsl,imx6q-usbfsl,imx27-usbt@ .+V$ %*>aokayR&default'^sotgusb@2184200!fsl,imx6q-usbfsl,imx27-usbtB .(V( %shost*>aokayusb@2184400!fsl,imx6q-usbfsl,imx27-usbtD .)V %shost*> adisabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbtF .*V %shost*> adisabledusbmisc@2184800{!fsl,imx6q-usbmisctHV%ethernet@2188000!fsl,imx6q-fect@ int0pps)wVuu hipgahbptpaokaydefault*rgmii +,mlb@218c000t@$.5u~usdhc@2190000!fsl,imx6q-usdhct@ .V hipgahbperaokaydefault- )usdhc@2194000!fsl,imx6q-usdhct@@ .V hipgahbperaokaydefault.usdhc@2198000!fsl,imx6q-usdhct@ .V hipgahbperaokaydefault/ + usdhc@219c000!fsl,imx6q-usdhct@ .V hipgahbper adisabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2ct@ .$V}aokay default0i2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2ct@@ .%V~aokay default1sgtl5000@adefault2 !fsl,sgtl5000t V 34$`i2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2ct@ .&Vaokay default5pfuze100@8 !fsl,pfuze100tregulatorssw1ab?W83oEjsw1c?W83oEjsw2? 5W2Z3oEjsw3a?W"3osw3b?W"3osw4? 5W2Zswbst?LK@WN0vsnvs?B@W-3ovrefddr3ovgen1? 5Wvgen2?`W`3ovgen3?w@W2Zovgen4?w@W2Zovgen5?w@W2Zovgen6?w@W2Zoromcp@21ac000t@mmdc@21b0000!fsl,imx6q-mmdct@mmdc@21b4000t@@weim@21b8000!fsl,imx6q-weimt@ .VZ adisabledocotp@21bc000!fsl,imx6q-ocotpsyscont@Vtzasc@21d0000t@ .ltzasc@21d4000t@@ .maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxt@aokaydefault6mipi@21dc000!fsl,imx6-mipi-csi2t@.deVa hdphyrefpix adisabledport@1tendpointx7port@2tendpointx8Aport@3tendpointx9Jport@4tendpointx:!mipi@21e0000t@ adisabledportsport@0tendpointx;Cport@1tendpointx<Gport@2tendpointx=Mport@3tendpointx>Qvdoa@21e4000!fsl,imx6q-vdoat@@ .Vserial@21e8000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtx adisabledserial@21ec000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtxaokaydefault?jserial@21f0000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper  rxtx adisabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uartt@@ .Vhipgper !"rxtx adisabledipu@2400000!fsl,imx6q-iput@@.V hbusdi0di1port@0tWendpointx@ port@1tXendpointxA8port@2t[endpoint@0tendpoint@1txBendpoint@2txC;endpoint@3txDendpoint@4txE port@3t\endpoint@0tendpoint@1txFendpoint@2txG<endpoint@3txHendpoint@4txI sram@900000 !mmio-sramtVsata@2200000!fsl,imx6q-ahcit @ .'Vihsatasata_refahbaokaygpu@2204000 !vivante,gct @@ . Vy hbuscoreipu@2800000!fsl,imx6q-iput@.V hbusdi0di1port@0tYendpointxJ9port@1tZendpointxK"port@2t]endpoint@0tendpoint@1txLendpoint@2txM=endpoint@3txNendpoint@4txO port@3t^endpoint@1txPendpoint@2txQ>endpoint@3txR endpoint@4txS cpuscpu@0!arm,cortex-a98cputzT(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysUVcpu@1!arm,cortex-a98cputzT(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysUVcpu@2!arm,cortex-a98cputzT(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysUVcpu@3!arm,cortex-a98cputzT(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysUVcapture-subsystem!fsl,imx-capture-subsystemWXYZdisplay-subsystem!fsl,imx-display-subsystem[\]^sound3!fsl,imx6-wandboard-sgtl5000fsl,imx-audio-sgtl5000imx6-wandboard-sgtl5000_`8MIC_INMic JackMic JackMic BiasHeadphone JackHP_OUT!.sound-spdif!fsl,imx-audio-spdif imx-spdif;aLregulator-2p5v!regulator-fixed02P5V?&%W&%o3regulator-3p3v!regulator-fixed03P3V?2ZW2Zo4regulator-usbotgvbus!regulator-fixed 0usb_otg_vbus?LK@WLK@defaultb V+&regulator-eth-phy!regulator-fixed0ETH_PHY?2ZW2Z Vc ,memory@10000000t #address-cells#size-cellsmodelcompatiblestdout-pathdevice_typeethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1ipu1spi4#clock-cellsclock-frequencyinterrupt-parentinterruptsfsl,tempmonfsl,tempmon-dataclocksgprstatusclock-namesregremote-endpointphandlerangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namesddc-i2c-buspower-domains#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridebus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsgpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,anatopregmapvalue#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_mode#index-cellsinterrupts-extendedphy-modephy-reset-gpiosfsl,err006687-workaround-presentphy-supplybus-widthcd-gpiosno-1-8-vnon-removableVDDA-supplyVDDIO-supplylrclk-strengthregulator-boot-onregulator-ramp-delayfsl,weim-cs-gpruart-has-rtsctsnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latency#cooling-cellsarm-supplypu-supplysoc-supplyportsssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-portspdif-controllerspdif-outgpio