Ð þíS8M(LÌ.,rockchip,px3-evbrockchip,px3rockchip,rk31887Rockchip PX3-EVBaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000amba ,simple-busœdma-controller@20018000,arm,pl330arm,primecell£ €@§²½ØÀ ßapb_pclkë-dma-controller@2001c000,arm,pl330arm,primecell£ À@§²½ØÀ ßapb_pclk ódisableddma-controller@20078000,arm,pl330arm,primecell£ €@§²½ØÁ ßapb_pclkëoscillator ,fixed-clockún6 xin24mgpu@10090000",rockchip,rk3188-maliarm,mali-400£ ØÅÅ ßcorebus*Å:õáOx ódisabledx§ 5Vgpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3l2-cache-controller@10138000,arm,pl310-cache£€ftë(scu@1013c000,arm,cortex-a9-scu£Àglobal-timer@1013c200,arm,cortex-a9-global-timer£  § Ø ódisabledlocal-timer@1013c600,arm,cortex-a9-twd-timer£Æ  § Øinterrupt-controller@1013d000,arm,cortex-a9-gic€•£ÐÁëserial@10124000&,rockchip,rk3188-uartsnps,dw-apb-uart£@ §"¦°ßbaudclkapb_pclkØ@Lóokay½defaultËserial@10126000&,rockchip,rk3188-uartsnps,dw-apb-uart£` §#¦°ßbaudclkapb_pclkØAMóokay½defaultËusb@10180000,rockchip,rk3066-usbsnps,dwc2£ §ØÃßotgÕotgÝïþ€€@@   usb2-phyóokayusb@101c0000 ,snps,dwc2£ §ØÉßotgÕhost  usb2-phyóokayethernet@10204000,rockchip,rk3188-emac£ @< §ØÄD ßhclkmacref)d3rmii ódisableddwmmc@10214000,rockchip,rk2928-dw-mshc£!@ §ØÀHßbiuciu<Arx-txKOQVresetóokay½defaultË b nxŠ›dwmmc@10218000,rockchip,rk2928-dw-mshc£!€ §ØÁIßbiuciu<Arx-txKORVreset ódisableddwmmc@1021c000,rockchip,rk2928-dw-mshc£!À §ØÂJßbiuciu<Arx-txKOSVresetóokaynx›¦½default Ëpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd£ @ë/reboot-mode,syscon-reboot-mode´@»RBÃÇRBÃÕRBà åRBÃgrf@20008000,syscon£ €ëi2c@2002d000,rockchip,rk3188-i2c£ Ð §(ßi2cØPóokay½defaultËaccelerometer@18 ,bosch,bma250£§i2c@2002f000,rockchip,rk3188-i2c£ ð §)ØQßi2cóokay½defaultËú€pmic@1c,rockchip,rk818£§ ñ xin32krk808-clkout2 ,8DP\htregulatorsDCDC_REG1€”¦ q°¾™pÖvdd_armë)regulator-state-memåDCDC_REG2€”¦ øP¾ÐÖvdd_gpuregulator-state-memþB@DCDC_REG3€”Övcc_ddrregulator-state-memþDCDC_REG4€”¦2Z ¾2Z Övcc_ioëregulator-state-memþ2Z LDO_REG1¦2Z ¾2Z Övcc_cifLDO_REG2€”¦2Z ¾2Z  Övcc_jetta33LDO_REG3€”¦B@¾B@Övdd_10regulator-state-memþB@LDO_REG4¦w@¾w@Ölvds_12LDO_REG5¦w@¾2Z Ölvds_25LDO_REG6¦B@¾B@Öcif_18LDO_REG7¦w@¾2Z Övcc_sdë regulator-state-memþ2Z LDO_REG8¦w@¾2Z Öwl_18SWITCH_REG1Ölcd_33pwm@20030000,rockchip,rk2928-pwm£ 2ØF ódisabled½defaultËpwm@20030010,rockchip,rk2928-pwm£ 2ØFóokay½defaultËwatchdog@2004c000 ,rockchip,rk3188-wdtsnps,dw-wdt£ ÀØK §3óokaypwm@20050020,rockchip,rk2928-pwm£  2ØGóokay½defaultËpwm@20050030,rockchip,rk2928-pwm£ 02ØGóokay½defaultËi2c@20056000,rockchip,rk3188-i2c£ ` §*ØRßi2c ódisabled½defaultËtouchscreen@40,silead,gsl1680£@§ =I \oi2c@2005a000,rockchip,rk3188-i2c£   §+ØSßi2c ódisabled½defaultËi2c@2005e000,rockchip,rk3188-i2c£ à §4ØTßi2c ódisabled½defaultËserial@20064000&,rockchip,rk3188-uartsnps,dw-apb-uart£ @ §$¦°ßbaudclkapb_pclkØBNóokay½defaultËserial@20068000&,rockchip,rk3188-uartsnps,dw-apb-uart£ € §%¦°ßbaudclkapb_pclkØCOóokay½defaultËsaradc@2006c000,rockchip,saradc£ À §‚ØGJßsaradcapb_pclkOW Vsaradc-apb ódisabledspi@20070000(,rockchip,rk3188-spirockchip,rk3066-spiØEHßspiclkapb_pclk §&£ <  Atxrx ódisabled½defaultË !"#spi@20074000(,rockchip,rk3188-spirockchip,rk3066-spiØFIßspiclkapb_pclk §'£ @<  Atxrx ódisabled½defaultË$%&'cpus”rockchip,rk3066-smpcpu@0¢cpu,arm,cortex-a9®(£@¿‰@™p›@ÐO€Œ0a€g8 s€à˜ 'À~ð°ÀHÂÀ YøÐœ@ØÞ)cpu@1¢cpu,arm,cortex-a9®(£cpu@2¢cpu,arm,cortex-a9®(£cpu@3¢cpu,arm,cortex-a9®(£display-subsystem,rockchip,display-subsystemê*+sram@10080000 ,mmio-sram£€ œ€smp-sram@0,rockchip,rk3066-smp-sram£Pvop@1010c000,rockchip,rk3188-vop£À § ØþÍßaclk_vopdclk_vophclk_vopOdef Vaxiahbdclk ódisabledportë*vop@1010e000,rockchip,rk3188-vop£à §ØÄ¿Îßaclk_vopdclk_vophclk_vopOghi Vaxiahbdclk ódisabledportë+timer@2000e000,,rockchip,rk3188-timerrockchip,rk3288-timer£ à  §.ØWE ßtimerpclktimer@200380a0,,rockchip,rk3188-timerrockchip,rk3288-timer£ €   §@ØZB ßtimerpclki2s@1011a000(,rockchip,rk3188-i2srockchip,rk3066-i2s£   § ½defaultË,<--Atxrxßi2s_hclki2s_clkØÆKð  ódisabledsound@1011e000,,rockchip,rk3188-spdifrockchip,rk3066-spdif£à % ßhclkmclkØÅN<-Atx § ½defaultË. ódisabledclock-controller@20000000,rockchip,rk3188-cru£  6ëefuse@20010000,rockchip,rk3188-efuse£ @Ø[ ßpclk_efusecpu_leakage@17£phy0,rockchip,rk3188-usb-phyrockchip,rk3288-usb-phyóokayusb-phy@10cC£ ØQßphyclk ëusb-phy@11cC£ØRßphyclk ëpinctrl,rockchip,rk3188-pinctrlN/œgpio0@2000a000,rockchip,rk3188-gpio-bank0£   §6ØU[k€•ëgpio1@2003c000,rockchip,gpio-bank£ À §7ØV[k€•ëgpio2@2003e000,rockchip,gpio-bank£ à §8ØW[k€•gpio3@20080000,rockchip,gpio-bank£  §9ØX[k€•pcfg_pull_upwë1pcfg_pull_down„pcfg_pull_none“ë0emmcemmc-clk 0ëemmc-cmd 1ëemmc-rst 0ëemacemac-xfer€ 00000000emac-mdio  00i2c0i2c0-xfer  00ëi2c1i2c1-xfer  00ëi2c2i2c2-xfer  00ëi2c3i2c3-xfer  00ëi2c4i2c4-xfer  00ëlcdc1lcdc1-dclk 0lcdc1-den 0lcdc1-hsync 0lcdc1-vsync 0ldcd1-rgb24€ 000000000 0 0 0 0 00000000000pwm0pwm0-out 0ëpwm1pwm1-out 0ëpwm2pwm2-out 0ëpwm3pwm3-out 0ëspi0spi0-clk 1ë spi0-cs0 1ë#spi0-tx 1ë!spi0-rx 1ë"spi0-cs1 1spi1spi1-clk 1ë$spi1-cs0 1ë'spi1-rx 1ë&spi1-tx 1ë%spi1-cs1 1uart0uart0-xfer  10ëuart0-cts 0uart0-rts 0uart1uart1-xfer  10ëuart1-cts 0uart1-rts 0uart2uart2-xfer  1 0ëuart3uart3-xfer   1 0ëuart3-cts  0uart3-rts  0sd0sd0-clk 0ë sd0-cmd 0ë sd0-cd 0ë sd0-wp  0sd0-pwr 0sd0-bus-width1 0sd0-bus-width4@ 0000ë sd1sd1-clk 0sd1-cmd 0sd1-cd 0sd1-wp 0sd1-bus-width1 0sd1-bus-width4@ 0000i2s0i2s0-bus` 000000ë,spdifspdif-tx 0ë.pcfg-output-low®usbhost-vbus-drv 0otg-vbus-drv 0chosen¹serial2:115200n8memory@60000000£`€¢memorygpio-keys ,gpio-keysÅpower CÐtÛGPIO Key Poweráòdvsys-regulator,regulator-fixedÖvsys¦LK@¾LK@”ë #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1rangesreginterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-namesphandlestatusclock-frequency#clock-cellsclock-output-namesassigned-clocksassigned-clock-ratesresetsinterrupt-namescache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfmax-speedphy-modedmasdma-namesfifo-depthreset-namesvmmc-supplybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpnon-removableoffsetmode-normalmode-recoverymode-bootloadermode-loaderrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellspower-gpiostouchscreen-size-xtouchscreen-size-ysilead,max-fingers#io-channel-cellsenable-methoddevice_typenext-level-cacheoperating-pointsclock-latencycpu0-supplyportsrockchip,playback-channelsrockchip,capture-channels#sound-dai-cells#reset-cells#phy-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disablerockchip,pinsoutput-lowstdout-pathautorepeatlinux,codelabellinux,input-typedebounce-interval