E8A(A ,A10s-Wobo i5'2wobo,a10s-wobo-i5allwinner,sun5i-a10schosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0(c+.XZU jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-tve00c*+.X\U jdisabledframebuffer@202allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi0c+-.UXa jdisabledaliasesq/soc@1c00000/ethernet@1c0b000{/soc@1c00000/serial@1c28000memorymemorycpuscpu@0cpu2arm,cortex-a8cclocks=clk@1c20050 2fixed-clockn6osc24Mclk@0 2fixed-clockosc32kreserved-memory=cma@4a0000002shared-dma-poolJsoc@1c00000 2simple-bus=system-control@1c00000#2allwinner,sun5i-a13-system-control0=sram@0 2mmio-sram =sram-section@8000>2allwinner,sun5i-a13-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4@jokaysram@10000 2mmio-sram =sram-section@062allwinner,sun5i-a13-sram-dallwinner,sun4i-a10-sram-djokaysram@1d00000 2mmio-sram  = sram-section@082allwinner,sun5i-a13-sram-c1allwinner,sun4i-a10-sram-c1 dma-controller@1c020002allwinner,sun4i-a10-dma cnand@1c030002allwinner,sun4i-a10-nand0%c ?ahbmod %*rxtx jdisabledspi@1c050002allwinner,sun4i-a10-spiP c$Eahbmod%*rxtx jdisabledspi@1c060002allwinner,sun4i-a10-spi` c%Fahbmod% *rxtx jdisabledtv-encoder@1c0a0002allwinner,sun4i-a10-tv-encoderc*4 jdisabledportendpoint@0; ethernet@1c0b0002allwinner,sun4i-a10-emac7c"KjokayZdefaulthrmdio@1c0b0802allwinner,sun4i-a10-mdiojokayv ethernet-phy@1lcd-controller@1c0c0002allwinner,sun5i-a13-tcon,4lcdc+Z\ahbtcon-ch0tcon-ch1tcon-pixel-clock jdisabledportsport@0endpoint@0; port@1endpoint@1; endpoint@2; video-codec@1c0e000!2allwinner,sun5i-a13-video-enginec)^P ahbmodram45K mmc@1c0f0002allwinner,sun5i-a13-mmcc@ahbmmc jokayZdefaulthmmc@1c100002allwinner,sun5i-a13-mmccAahbmmc! jdisabledmmc@1c110002allwinner,sun5i-a13-mmccBahbmmc" jdisabledusb@1c130002allwinner,sun4i-a10-musb0c&mcusbKjokayhostphy@1c134002allwinner,sun5i-a13-usb-phy4Hphy_ctrlpmu1cMusb_phy4usb0_resetusb1_resetjokayusb@1c14000&2allwinner,sun5i-a13-ehcigeneric-ehci@'cusbjokayusb@1c14400&2allwinner,sun5i-a13-ohcigeneric-ohciD(cLusbjokaycrypto-engine@1c1500062allwinner,sun5i-a13-cryptoallwinner,sun4i-a10-cryptoP6cDahbmodspi@1c170002allwinner,sun4i-a10-spip c&Gahbmod%*rxtx jdisabledclock@1c20000c hosclosc2allwinner,sun5i-a10s-ccuinterrupt-controller@1c204002allwinner,sun4i-a10-ic$9pinctrl@1c20800c5apbhoscloscJ$9Z2allwinner,sun5i-a10s-pinctrlemac0@0XfPD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27kemaci2c0@0fPB0PB1ki2c0i2c1@0 fPB15PB16ki2c1i2c2@0 fPB17PB18ki2c2ir0@0fPB4kir0lcd_rgb565@0_fPD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD19PD20PD21PD22PD23PD24PD25PD26PD27klcd0lcd_rgb666@0hfPD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27klcd0mmc0@0fPF0PF1PF2PF3PF4PF5kmmc0tmmc2@0.fPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15kmmc2tmmc2-4bit@0fPC6PC7PC8PC9PC10PC11kmmc2tnand-base0@06fPC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC15knand0nand-cs@0fPC4knand0nand-rb@0fPC6knand0spi2@0 fPE1PE2PE3kspi2spi2-cs0@0fPE0kspi2uart1@0 fPE10PE11kuart1uart1@1fPG3PG4kuart1uart2@0fPD2PD3kuart2uart2-cts-rts@0fPD4PD5kuart2uart3@0 fPG9PG10kuart3uart3-cts-rts@0 fPG11PG12kuart3pwm0fPB2kpwmuart0@0 fPB19PB20kuart0uart2@1 fPC18PC19kuart2emac0@1KfPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16kemacmmc1@0fPG3PG4PG5PG6PG7PG8kmmc1tspi2@1fPB12PB13PB14kspi2spi2_cs0@1fPB11kspi2led_pins@0fPB2 kgpio_outmmc0_cd_pin@0fPB3kgpio_inemac_power_pin@0fPA02 kgpio_outtimer@1c20c002allwinner,sun4i-a10-timer cwatchdog@1c20c902allwinner,sun4i-a10-wdt ir@1c218002allwinner,sun4i-a10-irc6Hapbir@ jdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys( jdisabledcodec@1c22c002allwinner,sun4i-a10-codec,@c2_ apbcodec%*rxtx jdisabledeeprom@1c238002allwinner,sun4i-a10-sid8rtp@1c250002allwinner,sun5i-a13-tsPserial@1c280002snps,dw-apb-uart€c;jokayZdefaulthserial@1c284002snps,dw-apb-uart„c< jdisabledserial@1c288002snps,dw-apb-uartˆc= jdisabledserial@1c28c002snps,dw-apb-uartŒc> jdisabledi2c@1c2ac002allwinner,sun4i-a10-i2c¬c8jokayZdefaulthpmic@3442x-powers,axp209$9ac-power-supply 2x-powers,axp202-ac-power-supply jdisabledadc2x-powers,axp209-adcgpio2x-powers,axp209-gpioJZbattery-power-supply%2x-powers,axp209-battery-power-supply jdisabledregulatorsdcdc2vdd-cpuB@.\dcdc3 vdd-int-dll.ldo1 . vdd-rtcldo2avcc-.-ldo3 vcc-wifi12Z.2Zldo4 vcc-wifi22Z.2Zldo5ldo5 jdisabledusb-power-supply!2x-powers,axp202-usb-power-supply jdisabledi2c@1c2b0002allwinner,sun4i-a10-i2c°c9 jdisabledi2c@1c2b4002allwinner,sun4i-a10-i2c´ c: jdisabledtimer@1c600002allwinner,sun5i-a13-hstimerRSc(display-frontend@1e00000%2allwinner,sun5i-a13-display-frontend/cYYT ahbmodram4 jdisabledportsport@1endpoint@0;display-backend@1e60000$2allwinner,sun5i-a13-display-backend/c.XU ahbmodram4 jdisabledFXVportsport@0endpoint@0;port@1endpoint@0; hdmi@1c160002allwinner,sun5i-a10s-hdmi`: c-a ahbmodpll-0pll-1$%*ddc-txddc-rxaudio-tx jdisabledportsport@0endpoint; port@1pwm@1c20e002allwinner,sun5i-a10s-pwm ck jdisableddisplay-engine$2allwinner,sun5i-a10s-display-enginevahci-5v2regulator-fixedahci-5vLK@.LK@ jdisabledusb0-vbus2regulator-fixed usb0-vbusLK@.LK@  jdisabledusb1-vbus2regulator-fixed usb1-vbusLK@.LK@ jokayusb2-vbus2regulator-fixed usb2-vbusLK@.LK@ jdisabledvcc3v02regulator-fixedvcc3v0-.-vcc3v32regulator-fixedvcc3v32Z.2Zvcc5v02regulator-fixedvcc5v0LK@.LK@leds 2gpio-ledsZdefaulthbluea10s-wobo-i5:blue:usronemac-3v32regulator-fixedZdefaulth emac-3v32Z.2ZN   #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typeregcpu-supply#clock-cellsclock-frequencyclock-output-namesphandlesizealloc-rangesreusablelinux,cma-defaultinterrupts#dma-cellsclock-namesdmasdma-namesresetsremote-endpointallwinner,srampinctrl-namespinctrl-0phyphy-supplyreset-namesallwinner,tcon-channelvmmc-supplybus-widthcd-gpiosinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb1_vbus-supply#reset-cellsinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-width#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-rates#pwm-cellsallwinner,pipelinesregulator-boot-onenable-active-highgpiolabeldefault-statestartup-delay-us