Ð þíP8J´(MJ|,Nintendo NES Classic Edition=2nintendo,nes-classicallwinner,sun8i-r16allwinner,sun8i-a33chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd00c&(WUTb jdisabledaliasesq/soc@1c00000/serial@1c28000memoryymemory…@€timer2arm,armv7-timer0‰   ”n6¤cpusÈallwinner,sun8i-a23cpu@02arm,cortex-a7ycpu…cÖcpuâö&cpu@12arm,cortex-a7ycpu…cÖcpuâöcpu@22arm,cortex-a7ycpu…cÖcpuâöcpu@32arm,cortex-a7ycpu…cÖcpuâöclocks=osc24M_clk  2fixed-clock”n6ÃP)osc24M ext_osc32k_clk  2fixed-clock”€ÃP )ext-osc32ksoc@1c00000 2simple-bus=system-control@1c00000#2allwinner,sun8i-a23-system-control…À0=sram@1d00000 2mmio-sram…Ð =Ðsram-section@082allwinner,sun8i-a23-sram-c1allwinner,sun4i-a10-sram-c1…dma-controller@1c020002allwinner,sun8i-a23-dma…À  ‰2c<C mmc@1c0f0002allwinner,sun7i-a20-mmc…Àð c<>=Öahbmmcoutputsample<Nahb ‰< jdisabledmmc@1c100002allwinner,sun7i-a20-mmc…Á c?A@Öahbmmcoutputsample<Nahb ‰= jdisabledmmc@1c110002allwinner,sun7i-a20-mmc…Á cBDCÖahbmmcoutputsample< Nahb ‰> jdisablednand@1c030002allwinner,sun4i-a10-nand…À0 ‰Fc;Öahbmod< NahbZdefault hjokaynand@0…rhwŸusb@1c19000…Ác"< ‰G²mcÂÇusbÑjokay2allwinner,sun8i-a33-musbØotgphy@1c19400cJKÖusb0_phyusb1_phy<Nusb0_resetusb1_resetjokayà2allwinner,sun8i-a33-usb-phy…Á”Á¨ëphy_ctrlpmu1õusb@1c1a000&2allwinner,sun8i-a23-ehcigeneric-ehci…Á  ‰Hc#<ÂÇusb jdisabledusb@1c1a400&2allwinner,sun8i-a23-ohcigeneric-ohci…Á¤ ‰Ic$N<ÂÇusb jdisabledclock@1c20000… c  Öhosclosc 2allwinner,sun8i-a33-ccupinctrl@1c20800…Âc0 Öapbhosclosc#8I2allwinner,sun8i-a33-pinctrl‰+uart0@0UPF2PF4Zuart0 uart1@0UPG6PG7Zuart1uart1-cts-rts@0UPG8PG9Zuart1mmc0@0UPF0PF1PF2PF3PF4PF5Zmmc0crmmc1@0UPG0PG1PG2PG3PG4PG5Zmmc1crmmc2_8bit3UPC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16Zmmc2crnand-pins6UPC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC15Znand0nand-pins-cs0UPC4Znand0rnand-pins-cs1UPC3Znand0rnand-pins-rb0UPC6Znand0rnand-pins-rb1UPC7Znand0rpwm0UPH0Zpwm0i2c0@0UPH2PH3Zi2c0i2c1@0UPH4PH5Zi2c1i2c2@0 UPE12PE13Zi2c2lcd-rgb666@0hUPD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27Zlcd0uart0@1UPB0PB1Zuart0timer@1c20c002allwinner,sun4i-a10-timer…  ‰c watchdog@1c20ca02allwinner,sun6i-a31-wdt…    ‰pwm@1c214002allwinner,sun7i-a20-pwm… c  jdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys…Â( ‰ jdisabledserial@1c280002snps,dw-apb-uart…€ ‰Š”c6<#¡  ¦rxtxjokayZdefaulth serial@1c284002snps,dw-apb-uart…„ ‰Š”c7<$¡  ¦rxtx jdisabledserial@1c288002snps,dw-apb-uart…ˆ ‰Š”c8<%¡  ¦rxtx jdisabledserial@1c28c002snps,dw-apb-uart…ÂŒ ‰Š”c9<&¡ ¦rxtx jdisabledserial@1c290002snps,dw-apb-uart… ‰Š”c:<'¡ ¦rxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c…¬ ‰c3<  jdisabledi2c@1c2b0002allwinner,sun6i-a31-i2c…° ‰c4<! jdisabledi2c@1c2b4002allwinner,sun6i-a31-i2c…´ ‰c5<" jdisabledgpu@1c40000?2allwinner,sun8i-a23-maliallwinner,sun7i-a20-maliarm,mali-400…ÄT‰abcdfge#²gpgpmmupp0ppmmu0pp1ppmmu1pmuc*c Öbuscore<ö°cÀã`â )interrupt-controller@1c81000%2arm,cortex-a7-gicarm,cortex-a15-gic …ÈÈ È@ È` #8 ‰ rtc@1f000002allwinner,sun6i-a31-rtc…ðT‰())osc32kc  interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc#8…ð  ‰ prcm@1f014002allwinner,sun8i-a23-prcm…ðar100_clk2fixed-factor-clock Õßc )ar100ahb0_clk2fixed-factor-clock Õßc)ahb0apb0_clk2allwinner,sun8i-a23-apb0-clk c)apb0apb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clk c0)apb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2capb0_rst 2allwinner,sun6i-a31-clock-resetcodec-analog!2allwinner,sun8i-a23-codec-analog"cpucfg@1f01c002allwinner,sun8i-a23-cpuconfig…ðserial@1f028002snps,dw-apb-uart…ð( ‰&Š”c< jdisabledpinctrl@1f02c002allwinner,sun8i-a23-r-pinctrl…ð, ‰-c Öapbhosclosc<#8Ir_rsbUPL0PL1Zs_rsbcrr_uart@0UPL2PL3Zs_uartrsb@1f034002allwinner,sun8i-a23-rsb…ð4 ‰'c”-ÆÀ<Zdefaulth jdisabledlcd-controller@1c0c0002allwinner,sun8i-a33-tcon…ÀÀ ‰Vc&W Öahbtcon-ch0)tcon-pixel-clock<Nlcd jdisabledportsport@0…endpoint@0…êport@1…endpoint@1…êvideo-codec@01c0e000!2allwinner,sun8i-a33-video-engine…Ààc%[P Öahbmodram< ‰:úcrypto-engine@1c150002allwinner,sun4i-a10-crypto…ÁP ‰PcEÖahbmod<Nahbdai@1c22c00 2allwinner,sun6i-a31-i2s…Â, ‰c/\Öapbmod<¡  ¦rxtx jdisabled#codec@1c22e00 2allwinner,sun8i-a33-codec…Â. ‰c/\Öbusmod jdisabled$ths@1c250002allwinner,sun8i-a33-ths…ÂP0 dsi@1ca00002allwinner,sun6i-a31-mipi-dsi…Ê ‰Yc`Öbusmod<ÂÇdphy jdisabledportsport@0…endpointêd-phy@1ca10002allwinner,sun6i-a31-mipi-dphy…ÊcaÖbusmod< jdisabledàdisplay-frontend@1e00000%2allwinner,sun8i-a33-display-frontend…à ‰]c)VS Öahbmodram<portsport@1…endpoint@0…êdisplay-backend@1e60000$2allwinner,sun8i-a33-display-backend…æèëbesat ‰_ c(UT.Öahbmodramsat<Nbesat°UÀá£portsport@0…endpoint@0…êport@1…endpoint@0…êdrc@1e700002allwinner,sun8i-a33-drc…ç ‰[c-bR Öahbmodram<°bÀá£portsport@0…endpoint@0…êport@1…endpoint@0…êopp_table02operating-points-v2Bopp-120000000M'TÞ€b¹°opp-240000000MNTÞ€b¹°opp-312000000M˜¾TÞ€b¹°opp-408000000MQ–TÞ€b¹°opp-480000000Mœ8TÞ€b¹°opp-504000000M nTÞ€b¹°opp-600000000M#ÃFTÞ€b¹°opp-648000000M&Ÿ²TÞ€b¹°opp-720000000M*êTTÈàb¹°opp-816000000M0£,TÈàb¹°opp-912000000M6\TO€b¹°opp-1008000000M<ÜTO€b¹°display-engine#2allwinner,sun8i-a33-display-engines jdisablediio-hwmon 2iio-hwmon‡ gpu-opp-table2operating-points-v2 opp-144000000M•Dopp-240000000MNopp-384000000Mã`reserved-memory=cma@4a0000002shared-dma-pool­“J ©sound2simple-audio-card»sun8i-a33-audioÒi2së! !,F"6aLeft DACAIF1 Slot 0 LeftRight DACAIF1 Slot 0 Right jdisabledsimple-audio-card,cpu{#simple-audio-card,codec{$!thermal-zonescpu_thermal…ú›è© cooling-mapsmap0¹% ¾&ÿÿÿÿÿÿÿÿmap1¹' ¾&ÿÿÿÿÿÿÿÿmap2¹( ¾)ÿÿÿÿmap3¹* ¾)ÿÿÿÿtripscpu_alert0Í$øÙЀpassive%gpu_alert0ÍLÙЀpassive(cpu_alert1Í_ÙЀhot'gpu_alert1ÍsÙЀhot*cpu_critÍ­°ÙÐ €criticalahci-5v2regulator-fixedäahci-5vóLK@ LK@#5H+ jdisabledusb0-vbus2regulator-fixed äusb0-vbusóLK@ LK@5H+  jdisabledusb1-vbus2regulator-fixed äusb1-vbusóLK@ LK@#5H+ jdisabledusb2-vbus2regulator-fixed äusb2-vbusóLK@ LK@#5H+ jdisabledvcc3v02regulator-fixedävcc3v0ó-ÆÀ -ÆÀvcc3v32regulator-fixedävcc3v3ó2Z  2Z vcc5v02regulator-fixedävcc5v0óLK@ LK@ #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusserial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methodclock-namesoperating-points-v2#cooling-cellsphandle#clock-cellsclock-accuracyclock-output-namesresets#dma-cellsreset-namespinctrl-namespinctrl-0allwinner,rbnand-ecc-modenand-ecc-strengthnand-ecc-step-sizeinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb1_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cellsreg-shiftreg-io-widthdmasdma-namesassigned-clocksassigned-clock-ratesclock-divclock-multremote-endpointallwinner,sram#sound-dai-cells#thermal-sensor-cells#io-channel-cellsopp-sharedopp-hzopp-microvoltclock-latency-nsallwinner,pipelinesio-channelsalloc-rangesreusablelinux,cma-defaultsimple-audio-card,namesimple-audio-card,formatsimple-audio-card,frame-mastersimple-audio-card,bitclock-mastersimple-audio-card,mclk-fssimple-audio-card,aux-devssimple-audio-card,routingsound-daipolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio